

香港中文大學

The Chinese University of Hong Kong

CENG3430 Rapid Prototyping of Digital Systems Lecture 02: Introduction to ZedBoard

Lok Yin CHOW lychow@cse.cuhk.edu.hk

Outline



- Digital System Design Basics
 - Integrated Circuit Technology
 - Design Flow of Digital Systems
 - Spectrum of Design Technologies
- Zynq: All-Programmable SoC (APSoC)
 - Our Board: ZedBoard
 - ZedBoard Layout and Interfaces
 - Specifying ZedBoard in Vivado
 - Hardware Setup for ZedBoard
 - Programming the ZedBoard
 - Xilinx Design Constraints (XDC) File



Integrated Circuit Technology

- Integrated circuit (IC) technology has improved to allow more and more components on a chip.
 - Small Scale Integration (SSI): 1 to 20 gates
 - Medium Scale Integration (MSI): 20 to 200 gates
 - Large Scale Integration (LSI): 200 to few thousands gates
 - Very Large Scale Integration (VLSI): More than 10,000 gates
 - Ultra Large Scale Integration (ULSI): 100 million transistors
- Digital system design have become more complex.



CENG3430 Lec02: Introduction to ZedBoard 2022-23 T2



Gates

Design Flow of Digital Systems (1/7)



Requirements, Design Spec., and Design Formulation:

- All the designs start with design requirements and design specifications.
- The next step is to formulate the design conceptually.
 - Either at a block diagram level or at an algorithmic level.





Design Flow of Digital Systems (2/7)



Design Entry:

- Olden days: Hand-drawn schematic or blueprint
- Now: Computer-aided design (CAD) tools
 - Schematic Capture: Design with gates, flip-flops, and standard building blocks.
 - E.g., ORCAD
 - Hardware Descriptions Languages (HDLs): Design and debug at higher level
 - E.g., VHDL and Verilog



Design Specifications

Design Formulation

Behavioral Simulation

Logic Synthesis

Post Synthesis Simulation

Mapping, Placement, Routing

ASIC / SoC

FPGA

Design Flow of Digital Systems (3/7)



Behavioral Simulation:

- The entered design then should be simulated.
- To ensure it function correctly at <u>high-level behavioral model</u>
- To unveil problems in the design
- Recall: In Lab01, we run
 - − Click "Flow" → "Run Simulation" →
 "Run Behavioral Simulation"

 Behavioral simulation. Functional tim_l - cfg.tb.lat0
 C
 Coperative State
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C
 C



How does Testbench work? (1/4)



- In Lab01, we use "<u>Online VHDL Testbench Template</u> <u>Generator</u>" to generate a testbench template.
- The template follows the "structural design" to create a "top-level" tb_AND module.

• Structural Design: Like a circuit but describe it by text.



CENG3430 Lec02: Introduction to ZedBoard 2022-23 T2

Testbench Template

```
architecture tb of tb AND is
  component AND
    port (A : in std logic;
          B : in std logic;
          C : out std logic);
  end component;
  signal A : std logic;
  signal B : std logic;
  signal C : std logic;
  begin
    dut : AND
    port map ( A => A,
               B => B_{r}
               C \implies C;
    stimuli : process
    begin
      A <= '0'; B <= '0';
```

How does Testbench work? (2/4)



- In Lab01, we use "Online VHDL Testbench Template Generator" to generate a testbench template.
- The template "plugs in" the developed AND module via "component declaration" and "port map".
 - It also declares internal signals (i.e., A, B, & C) to interconnect external signals (i.e., A, B, & C).



CENG3430 Lec02: Introduction to ZedBoard 2022-23 T2

Testbench Template

```
architecture tb of tb AND is
  component AND
    port (A : in std logic;
          B : in std logic;
          C : out std logic);
  end component;
  signal A : std logic;
  signal B : std logic;
  signal C : std logic;
  begin
    dut : AND
    port map ( A \Rightarrow A,
                B \implies B,
                C \implies C;
    stimuli : process
    begin
      A <= '0'; B <= '0';
```

How does Testbench work? (3/4)



- In Lab01, we use "Online VHDL Testbench Template Generator" to generate a testbench template.
- The template also creates a **process** for validating the developed **AND** module.
 - However, it does not come with sufficient "test cases".
 - Users need to complete this part themselves.



CENG3430 Lec02: Introduction to ZedBoard 2022-23 T2

Testbench Template

```
architecture tb of tb AND is
  component AND
    port (A : in std logic;
           B : in std logic;
           C : out std logic);
  end component;
  signal A : std logic;
  signal B : std logic;
  signal C : std logic;
  begin
    dut : AND
    port map ( A => A,
                B \implies B_{\prime}
                C \implies C;
    stimuli : process
    begin
      A <= '0'; B <= '0';
```

How does Testbench work? (4/4)



- In Lab01, we use "<u>Online VHDL Testbench Template</u> <u>Generator</u>" to generate a testbench template.
- To verify the AND module, users need to generate 2² = 4 combinations of input.
 - The **process** allows us to feed all test cases "sequentially".
 - Why wait for 100ns?
 - It means the inputted values will "last for" 100ns.



5	19	signal A : std_logic;		
do.	20	signal B : std_logic ;		
Ð	21	signal C : std_logic ;		
Þ	22			
×	23	begin		
-	24			
//	25	dut : labO1		
	26	port map (A => A,		
1	27	B => B,		
0	28	C => C);		
v	29			
W.	30	stimuli : process		
	31	begin		
	32	EDIT Adapt initialization as needed		
	33	A <= 'O';		
	34	B <= 'O';		
	35	wait for 100ns;		
	36			
	37	ē B <= '1';		
	38	• wait for 100ns;		
	39	<pre>2 A <= '1';</pre>		
	40	B <= '0';		
	41	🕠 wait for 100ns;		
	42	A <= '1';		
	43	B <= '1';		
	44	wait for 100ms;		
	45	•		
	46	EDIT Add stimuli here		

Design Flow of Digital Systems (4/7)





Design Flow of Digital Systems (5/7)





Design Flow of Digital Systems (6/7)



- Mapping, Placement, Routing
 - Mapping
 - Converts the gate-level netlist into the "onboard resources" of the target (i.e., AISC / SoC or FPGA).
 - Placement and Routing
 - Placement: Determines the position of the resources.
 - Route: Connects the resources.
 - Both need to meet the timing and power constraints.





Design Flow of Digital Systems (7/7)

Lens





Mask

- AISC or SoC
 - The routed design is used to generate a <u>photomask</u> for producing integrated circuits (ICs).



 Programming simply involves writing a sequence of 0's and 1's into the programmable cells of FPGA.



What is ASIC?



- Application Specific Integrated Circuit (ASIC)
 - A specialized chip aims at optimizing the performance and power consumption for certain applications.
 - Examples:
 - Imaging processors
 - Audio processors
 - Networking processors
 - Cryptographic processors
 - Networking processors
 - Features:
 - High performance
 - Low power consumption
 - More expensive (smaller quantities)
 - Not reconfigurable





TAS2505 Audio Processing Chip by Texas Instruments

What is SoC?



System-on-Chip

- The implication is a single silicon chip can be used to implement the functionality of an entire system.
 - An SoC can combine all aspects of a digital system.
 - E.g., processing, high-speed logic, interfacing, memory, and etc.
- Driven by the need for smaller, more portable devices
- Features:
 - Fairly high performance
 - Fairly low power consumption
 - Less expensive (Larger quantities)
 - Not reconfigurable in hardware
 - General purpose



What is FPGA?



- How can FPGA be reconfigurable?
 - Two major components
 - Configurable Logic Block (CLB)
 - LUTs (Lookup Tables)
 - Example: Half Adder
 - MUXs
 - Programmable Interconnects Point (PIP)
 - Switches and MUXs



Bird's-eye view of FPGA



U	U	0	0
0	1	0	1
1	0	0	1
1	1	1	0





Output

Sum



ASIC vs. SoC vs. FPGA



	ASIC	SoC	FPGA
Performance	Very high (Optimized)	High	Fine (Not optimized)
Energy Efficiency	Very high (Optimized)	High	Fine (Not optimized)
Price	Most expensive	Expensive	Least expensive
Reconfigurability	No	No	Yes
Purpose	Specific Application	General Purpose	Rapid Prototyping



- Prototype
- Test and debug
- A proof of concept

Spectrum of Design Technologies





Density and Degree of Customization

Design Flow on Vivado





Outline



- Digital System Design Basics
 - Integrated Circuit Technology
 - Design Flow of Digital Systems
 - Spectrum of Design Technologies
- Zynq: All-Programmable SoC (APSoC)
 - Our Board: ZedBoard
 - ZedBoard Layout and Interfaces
 - Specifying ZedBoard in Vivado
 - Hardware Setup for ZedBoard
 - Programming the ZedBoard
 - Xilinx Design Constraints (XDC) File



Zynq: All-Programmable SoC (1/2)



- All-Programmable SoC (APSoC): Zynq provides an more ideal platform for implementing flexible SoCs.
- Zynq comprises two main parts:
 - Programmable Logic (PL): equivalent to that of an FPGA
 - Processing System (PS): formed around a dual-core ARM Cortex-A9 processor



Zynq: All-Programmable SoC (2/2)



- Programmable Logic (PL): Implements high-speed logic, arithmetic and data flow subsystems.
- Processing System (PS): Supports software routines and/or operating systems.
 - The overall functionality of any designed system can be appropriately partitioned between hardware and software.
- Advanced eXtensible Interface (AXI):
 - Links between the PL and PS are made using industry standard Advanced eXtensible Interface (AXI) connections.



Processing System (PS)



- PS supports software routines and operating systems.
 - The overall functionality of any system can be partitioned.
- PS has a "hard" dual-core ARM Cortex-A9 processor.
 Hard processors can achieve higher performance.
- By contrast, "soft" processor (e.g., Xilinx MicroBlaze) can be made by the programmable logic elements.
 - The number and precise implementation of soft processor instances is flexible.



Programmable Logic (PL)



- PL section is ideal for implementing high-speed logic, arithmetic and data flow subsystems.
- PL is composed of general purpose FPGA logic fabric.



Zynq Development Setup



- Joint Test Action Group (JTAG): Downloading designs onto the development board over JTAG
- Universal Asynchronous Receiver/Transmitter (UART) and Terminal Applications: Interfacing and debugging



Our Board: Zynq ZedBoard



ZedBoard: Zynq Evaluation and Development Board



ZedBoard Layout and Interfaces

- ZedBoard features a ZC7Z020 Zynq device.
 - Artix-7 logic fabric, with a capacity of 13,300 logic slices, 220
 DSP48E1s, and 140 BlockRAMs
 - DDR3 Memory, and Flash
 - Several peripheral interfaces
 - a Xilinx JTAG connector
 - Power input and switch
 - USB-JTAG (programming)
 - Audio ports
 - 🖻 Ethernet port
 - HDMI port (output)
 - VGA port

- h XADC header port
 - Configuration jumpers
 - FMC connector
 - SD card (underside)
 - User push buttons
 - n LEDs
 - n Switches



- OLED display
- Prog & reset push buttons
- 5 x Pmod connector ports
- 🗘 USB-OTG peripheral port
- S USB-UART port
- DDR3 memory
- U Zynq device (+ heatsink)

Specifying ZedBoard in Vivado



ZedBoard Zynq Evaluation and Development Kit:

- The design tools have knowledge of the specific facilities and peripheral connections of ZedBoard.
- Target part: xc7z020clg484-1, Rev: d

CENG3430 I

	le New Project			×
	Default Part Choose a default Xilinx part or board for your pr	oject. This can b	oe changed lat	ter.
	Specify Filter			
choose Boards	Parts Vendor All			*
here to see the	Boards Display Name All			T
selection	Board Rey All			*
Sciection		Reset All Filter	•	
		Reset Air filter	3	
	Search: Q			
	Display Name	Vendor	Board Rev	Part
	Mine Zed Deced		-	@ us7-010 de 400.1
select the ZedBoard	Microzed Board 7 Address Figure Evaluation and Development Kit.	em.avnet.com	e	
(choose the 'Board	ZedBoard Zyng Evaluation and Development Kit	em.avnet.com	d	xc7z020dg484-1
Povi for you board)	Artix-7 AC701 Evaluation Platform	xilinx.com	1.0	xc7a200tfbg676-2
Nev loi you boalu)	Kintex-7KC705 Evaluation Platform	xilinx.com	1.0	xc7k325tffg900-2
	Kintex-7KC705 Evaluation Platform	xilinx.com	1.1	xc7k325tffg900-2
	Virtex-7 VC707 Evaluation Platform	xilinx.com	а	xc7vx485tffg1761-2 👻
	<			
< <u>B</u> ack			xt >	Einish Cancel
_ec02: Introduction to Ze	Board 2022-23 T2			

Hardware Setup for ZedBoard

- The ZedBoard must be connected to a power supply.
- By default, ZedBoard connects to the host PC for programming over USB-JTAG.
- An additional connection can USB-UART be made over USB-UART.
 - If intending to facilitate simple board-PC communication using the Terminal application.
- Note that there is also a third micro-USB port for connecting USB peripherals (USB-OTG)

CENG3430 Lec02: Introduction to ZedBoard 2022-23 T2





USB-OTG



Programming the ZedBoard (1/2)



- ZedBoard can be programmed in four different ways:
 - USB-JTAG: This is the default and most straightforward method of programming the ZedBoard, given that it can be done directly over the USB-micro-USB cable supplied in the ZedBoard kit.
 - Traditional JTAG: A Xilinx JTAG connector is available on the board and may be used in place of the USB-JTAG connection, if desired. This will require a different type of cable or a *Digilent* USB-JTAG programming cable.
 - Quad-SPI flash memory: The non-volatile flash memory on the board can be used to store configuration data which persists when the board is powered off. Using this method removes the requirement for a wired connection to program the Zynq device.
 - SD card: There is an SD slot on the underside of the ZedBoard. This facility can be used to program the Zynq with files stored on the SD card, thus requiring no wired connections.

 Zedboard Programming Guide in SDK:
 https://reference.digilentinc.com/learn/programmable-logic/tutorials/zedboard-programming-guide/start

 CENG3430 Lec02:
 Introduction to ZedBoard 2022-23 T2
 31

Programming the ZedBoard (2/2)



- The ZedBoard user specifies the method of booting / programming via a set of jumper pins.
 - The middle three are for specifying programming source.

	MIO[6]	MIO[5]	MIO[4]	MIO[3]	MIO[2]
In Xilinx Technical Reference Manual	Boot_ Mode[4]	Boot_ Mode[0]	Boot_ Mode[2]	Boot_ Mode[1]	Boot_ Mode[3]
JTAG Mode					
Cascaded JTAG ^a	-	-	-	-	0
Independent JTAG	-	-	-	-	1
Boot Device					
JTAG	-	0	0	0	-
Quad-SPI (flash)	-	1	0	0	-
SD Card ^a	-	1	1	0	-
PLL Mode					
PLL Used ^a	0	-	-	-	-
PLL Bypassed	1	-	-	-	-

CENG3430 Lec02: Introduction to ZedBoard 2022-23 T2

Cascaded: A single JTAG connection is used to interface to the debug access ports in both the PS and PL.



The *PLL* mode determines whether the process of configuring the device includes a phase of waiting for the PLL to lock.

Xilinx Design Constraints (XDC)

- XDC: A file that maps <u>external I/Os of the design</u> to physical pins on the ZedBoard.
 - External interfaces examples: switches, LEDs
 - For example: C <= A and B;</pre>
 - set_property PACKAGE_PIN **T22** [get_ports {C}]; # "LDO"
 - set_property PACKAGE_PIN **F22** [get_ports {**A**}]; # "SWO"
 - set_property PACKAGE_PIN G22 [get_ports {B}]; # "SW1"







Xilinx Design Constraints (XDC)



- XDC: A file that maps external I/Os of the design to physical pins on the ZedBoard.
 - Voltage levels also need to be specified:
 - set property IOSTANDARD LVCMOS33 [get ports C]; # "LD0 "
 - set property IOSTANDARD LVCMOS25 [get ports A]; "SWO"
 - set property IOSTANDARD LVCMOS25 [get ports B]; # "SW1 "



CENG3430 Lec02: Introduction to ZedBoard 2022-23 T2

BTN

Xilinx Design Constraints (XDC)



- XDC: A file that maps <u>external I/Os of the design</u> to physical pins on the ZedBoard.
 - Together the .xdc file would be

set_property PACKAGE_PIN T22 [get_ports {C}]; # "LDO"
set_property PACKAGE_PIN F22 [get_ports {A}]; # "SWO"
set_property PACKAGE_PIN G22 [get_ports {B}]; # "SW1"

set_property IOSTANDARD LVCMOS33 [get_ports C]; # "LDO"
set_property IOSTANDARD LVCMOS25 [get_ports A]; # "SWO"
set_property IOSTANDARD LVCMOS25 [get_ports B]; # "SW1"

Ready to Program



 You are ready to program the Zedboard with both the .vhd file and the .xdc file.

A — B — — — C	🥏 А в 🗗 С
.vna	
	<pre>set_property IOSTANDARD LVCMOS25 [get_ports B];</pre>
	# "SWO"
end Behavioral;	set property IOSTANDARD LVCMOS25 [get ports A];
$C \leq A$ and B :	# "LDO"
AND2x1 is	sot proporty IOSTANDARD IVCMOS33 [act ports C].
architecture Behavioral of	# "SW1"
	<pre>set_property PACKAGE_PIN G22 [get_ports {B}];</pre>
end AND2x1;	# "SWO"
C: out STD LOGIC);	set property PACKAGE PIN F22 [get ports {A}];
port(A, B: in STD LOGIC;	# "LDO"
entity AND2x1 is	set property PACKAGE PIN T22 [get ports {C}];

Class Exercise 2.1



- Complete the XDC file for the design C <= A and B with the following pin assignments on ZedBoard:
 - A: Switch #6 (SW6)
 - B: Switch #7 (SW7)
 - C: LED #7 (LD7)



Reference



 All the hardware configuration instructions could be found in <u>ZedBoard Hardware</u> User's Guide.



Version 1.1 August 1st, 2012

Summary



- Digital System Design Basics
 - Integrated Circuit Technology
 - Design Flow of Digital Systems
 - Spectrum of Design Technologies
- Zynq: All-Programmable SoC (APSoC)
 - Our Board: ZedBoard
 - ZedBoard Layout and Interfaces
 - Specifying ZedBoard in Vivado
 - Hardware Setup for ZedBoard
 - Programming the ZedBoard
 - Xilinx Design Constraints (XDC) File

